

Input Queue 3201				Output Queue 3202			
Port	R/W	Address	Data	Valid	Port	Data	
3	R	1000		1	3	11...0	
4	W	4000	10...1	0			
3	W	1000	111...0	0			
3	R	2000		1	3	101...1	
					⋮		

Fig 32




Fig 33

Process
write
command

3401

retrieve
target Address

3402

Configure
Switch

3403

read next
byte

3404

Done

Done

3405

store
address/data
in Input Queue

3404

increment
address

Fig 34





Fig 35

Line Driver 3700



Variable Driver

$$\begin{cases} \text{RD}^+ \wedge \text{DataIn} = \text{pull down} \\ \text{RD}^- \wedge \text{DataIn} = \text{pull up} \end{cases}$$

Fig 37A




Fig 37B




FIG. 38A




FIG. 38B

FIG. 39A

3920

3921

3910




Fig 39A

3940

3950




Fig 39B




Fig 40




Fig 41




Fig 42A




Fig 42B





Fig. 42C

4301

Half line




LD = 1, iHF = 0, iPTR = "001000000"

SYNC. Mark

4302


Half line



LD = 1, iHF = 1, iPTR = "000000100"

SYNC. Mark

Fig. 43



LD = 1, iHF = 0, iPTR = "001000000"

LD = 1, iHF = 1, iPTR = "000000100"

Fig 44




Fig 45




Fig 46




Fig 47A






Fig 47B






Fig. 49A




Fig 49B